マーベル データ処理ユニット

IEEE Hot Interconnects 2021

Don’t miss Marvell at IEEE Hot Interconnects

August 18th at 2:05 p.m. PT
Panel: Von Neumann vs. Programmable Logic Smart NICs: Which is the Dead End?

概要:SmartNICs and DPUs are separated from their generic counterparts by their capability to dynamically load and execute programs, enabling them to adapt to changing workloads. These NIC-based applications can execute on classic Von Neumann-architecture CPUs like ARM cores or be compiled into bitstreams that can then be loaded into programmable logic. It is generally accepted that programming for an ARM core is more straightforward than building a bitstream for an FPGA. Conversely, programs manipulating integer data, like that in a network packet flow, often produce results at a significantly faster rate when using programmable logic versus ARM cores. Today we have leaders from three of the most powerful Von Neumann-architecture SmartNIC platforms: Marvell, NVIDIA, and Pensando, as well as all three from the programmable-logic architecture side: Achronix, Intel, and Xilinx. In the end, the market will decide which architecture will rule the day, but until then, you decide!

Moderator: Scott Schweitzer (Achronix)

Team Von Neumann: Mario Baldi (Pensando), Michael Kagan (NVIDIA), Cary Ussery (Marvell)

Team FPGA: Jim Dworkin (Intel), Nick Ilyadis (Achronix), Ripduman Sohan (Xilinx)

マーベル出展ブース

Virtual Event

August 18 - 20, 2021

最近のニュース

Marvell to Acquire Innovium - Accelerates Cloud Growth with Expanded Ethernet Switching Portfolio

2021年8月3日

Marvell Honored with 2021 Bosch Global Supplier Award

2021年7月27日

Marvell Extends OCTEON Leadership with Industry’s First 5nm DPUs

2021年6月28日

マーベルのブログから

高速データ伝送における高集積シリコンフォトニクス光エンジン
マーベル、シックス・ファイブ・サミットで5G、クラウド、データ・インフラに関する洞察を発表
NVMeでデジタルの渋滞を解消する