Structera™ X 2404 Memory-Expansion Controller

CXL 2.0 DDR4 4-channel expander
P/N MV-SLX24041-A0-HF340AA-C000

Overview

The Marvell® Structera™ X 2404 (P/N MV-SLX24041-A0-HF340AA-C000) device is a CXL memory-expansion controller designed to enhance memory scalability and performance in data center environments. The Structera X 2404 supports DDR4 with three DIMMs per channel, enabling a total of 12 DDR4 DIMMs per controller to maximize memory capacity. This configuration optimizes resource utilization, seamlessly integrates with existing server systems and reduce electronic waste by enabling the use of recycled DDR4 memory modules.

Products in the Structera X memory-expansion controller family are CXL 2.0 compliant and support 16 PCIe/CXL lanes for a single host or bifurcation to eight PCIe/CXL lanes for dual-host configurations.

The Structera X 2404 offers four inline LZ4 compression engines that support four channels of DDR4-3200 at full bandwidth. The compression engines support both 4KB and 1KB page sizes.

Structera X devices support inline AES-XTS 256-bit encryption and decryption, ensuring robust data security with high-performance encryption algorithms for sensitive.

Structera X devices integrate an embedded hardware security module (eHSM) for system-level security. The eHSM securely manages cryptographic keys and provides hardware-based authentication. Coupled with secure boot capabilities, the eHSM ensures that only trusted firmware and software are loaded during system startup, safeguarding against unauthorized access and potential threats.

Block Diagram

Key Features

Features	Details
Standards and interfaces	• PCIe 5.0 (2.5/5.0/8.0/16.0/32.0 GT/s) • CXL 2.0 (8.0/16.0/32.0 GT/sec) • PCIe/CXL host interfaces • 16-lane physical interface (PHY)

CXL modes	• CXL 1.1 Exclusive Restricted CXL Device (eRCD) mode
	  - Power-saving modes
	  - Lane-reversal
	  - Spread-spectrum clocking for common reference-clock links
	  - QoS telemetry

Memory	• Support for DDR4:
	  - Up to 3200 MT/s data rate with 2DPC
	  - Up to 1600 MT/s data rate with 3DPC
	  - Subdivided into two 72-bit subchannels (64 data bits, eight ECC bits)
	  - Up to three DIMMs per channel
	  - Up to six physical ranks per subchannel
	• U/R/LRDIMM and soldered DRAM
	• DRAM interfaces with enhanced RAS capabilities
	• MPAM support for bandwidth partitioning and monitoring
	• DRAM crypto with AES-XTS 256 on data with optional address scrambling

Control and management	• Miscellaneous I/O interfaces: SPI/QSPI/xSPI, GPIO, UART, I3C, TWSI, I2C/SMBus
	• Multiple embedded Arm Cortex M7 processors
	  - System-control processor (SCP)
	  - Management-control processor (MCP)
	  - Cryptographic-control processor (CCP)
	  - PCIe configuration-offload processor (PCP)
	• Embedded hardware security module (eHSM) using Arm Cortex M3 processor
	• Extensive power and thermal management capabilities
	• Compatible with Arm Server Base System Architecture (SBSA)

Compression	• Support for four channels of DDR4-1600 at 100% bandwidth • Support for 4K or 1K page sizes • LZ4 algorithm support • Data integrity protection, including poison and decompress-after-compress
Package characteristics	• 5.5mm x 34mm package with 0.65 mm ball pitch

Target Applications

• In-memory databases
• Design simulation
• Deep learning

MARVELL

Marvell_Structera_X MV-SLX24041_PB Revised: 07/24